Summary
Codasip offers a unique combination of semiconductor processor IP based on the RISC-V open instruction set architecture (ISA) and high-level EDA tool Codasip Studio providing outstanding flexibility and 5x faster time to market. RISC-V ISA can be used for a wide variety of applications ranging from low power and low gate count embedded cores to advanced high frequency application cores. We are extending our portfolio of IP cores to include high-end high-performance compute area, complementing our cores that cover the power efficient embedded and mid range compute area: a new generation of advanced core with a 9-stage pipeline with out-of -order superscalar architecture called A90. The release of A90 will lead towards the A110 core with heavily speculative execution and an 11-stage pipeline.
The design of these cores will simultaneously trigger a release of Codasip Studio processor design tool for high-end compute, including advanced features like support of out of order architectures.
The design of these cores will simultaneously trigger a release of Codasip Studio processor design tool for high-end compute, including advanced features like support of out of order architectures.
Unfold all
/
Fold all
More information & hyperlinks
| Web resources: | https://cordis.europa.eu/project/id/190101116 |
| Start date: | 01-11-2022 |
| End date: | 31-07-2025 |
| Total budget - Public funding: | 21 523 750,00 Euro - 2 499 999,00 Euro |
Cordis data
Original description
Codasip offers a unique combination of semiconductor processor IP based on the RISC-V open instruction set architecture (ISA) and high-level EDA tool Codasip Studio providing outstanding flexibility and 5x faster time to market. RISC-V ISA can be used for a wide variety of applications ranging from low power and low gate count embedded cores to advanced high frequency application cores. We are extending our portfolio of IP cores to include high-end high-performance compute area, complementing our cores that cover the power efficient embedded and mid range compute area: a new generation of advanced core with a 9-stage pipeline with out-of -order superscalar architecture called A90. The release of A90 will lead towards the A110 core with heavily speculative execution and an 11-stage pipeline.The design of these cores will simultaneously trigger a release of Codasip Studio processor design tool for high-end compute, including advanced features like support of out of order architectures.
Status
SIGNEDCall topic
HORIZON-EIC-2022-ACCELERATOROPEN-01Update Date
09-02-2023
Images
No images available.
Geographical location(s)
