Summary
Modern electronics consume a huge amount of world’s energy – currently ~ 5% and rising to > 20% in 2030. Field effect transistors (FETs) account for a large fraction of the energy consumed in electronics due to high OFF state (leakage) currents and large operating voltage (~ 0.8V). Tunnel FETs (TFETs) based on two-dimensional semiconductors (2D SCs) provide unique and game-changing solutions for both of these problems and can be engineered using industry compatible complementary metal oxide semiconductor (CMOS) processes. However, despite the intense effort over the past decade, serious challenges remain in realizing high performance TFETs. The challenges, related to achieving high quality p- and n-type contacts, practical ON state currents and scalability, arise from the lack of precise control of material interfaces. Therefore, completely new approaches in materials and process engineering are needed to reap the benefits of 2D SCs for TFETs. 2D-LOTTO provides these frontier approaches to TFET challenges by designing and engineering vertical heterostructures of 2D SCs with novel ultra-clean, low resistance p- and n-type near ideal van der Waals (vdW) contacts that allow operation at ~ 100 mV. Internal electric field amplification to boost ON state currents to practical levels will be achieved for the first time by using negative capacitance (NC) gate dielectrics. The integration of vdW contacts, NC gates and 2D SC heterostructures with ideal interfaces will provide ultra-low power, CMOS compatible TFETs that have the potential to transform the technology landscape in IoT, Big Data and computing. Initially, automated mechanical exfoliation of 2D SC vertical heterostructures will be used to design and test TFETs. Then, CMOS compatible metal organic chemical vapor deposition (MOCVD) will be used to realize wafer scale devices. The viability of proposed approach is confirmed by proof of concept demonstrations reported by the PI in engineering 2D SCs for FETs.
Unfold all
/
Fold all
More information & hyperlinks
| Web resources: | https://cordis.europa.eu/project/id/101019828 |
| Start date: | 01-09-2021 |
| End date: | 31-08-2026 |
| Total budget - Public funding: | 2 499 948,00 Euro - 2 499 948,00 Euro |
Cordis data
Original description
Modern electronics consume a huge amount of world’s energy – currently ~ 5% and rising to > 20% in 2030. Field effect transistors (FETs) account for a large fraction of the energy consumed in electronics due to high OFF state (leakage) currents and large operating voltage (~ 0.8V). Tunnel FETs (TFETs) based on two-dimensional semiconductors (2D SCs) provide unique and game-changing solutions for both of these problems and can be engineered using industry compatible complementary metal oxide semiconductor (CMOS) processes. However, despite the intense effort over the past decade, serious challenges remain in realizing high performance TFETs. The challenges, related to achieving high quality p- and n-type contacts, practical ON state currents and scalability, arise from the lack of precise control of material interfaces. Therefore, completely new approaches in materials and process engineering are needed to reap the benefits of 2D SCs for TFETs. 2D-LOTTO provides these frontier approaches to TFET challenges by designing and engineering vertical heterostructures of 2D SCs with novel ultra-clean, low resistance p- and n-type near ideal van der Waals (vdW) contacts that allow operation at ~ 100 mV. Internal electric field amplification to boost ON state currents to practical levels will be achieved for the first time by using negative capacitance (NC) gate dielectrics. The integration of vdW contacts, NC gates and 2D SC heterostructures with ideal interfaces will provide ultra-low power, CMOS compatible TFETs that have the potential to transform the technology landscape in IoT, Big Data and computing. Initially, automated mechanical exfoliation of 2D SC vertical heterostructures will be used to design and test TFETs. Then, CMOS compatible metal organic chemical vapor deposition (MOCVD) will be used to realize wafer scale devices. The viability of proposed approach is confirmed by proof of concept demonstrations reported by the PI in engineering 2D SCs for FETs.Status
SIGNEDCall topic
ERC-2020-ADGUpdate Date
27-04-2024
Images
No images available.
Geographical location(s)
