Vega: A Ten-Core SoC for IoT Endnodes With DNN Acceleration and Cognitive Wake-Up From MRAM-Based State-Retentive Sleep Mode

This is a publication. If there is no link to the publication on this page, you can try the pre-formated search via the search engines listed on this page.

Authors: D. Rossi, F. Conti, M. Eggiman, A. Di Mauro, G. Tagliavini, S. Mach, M. Guermandi, A. Pullini, I. Loi, J. Chen, E. Flamand, L. Benini

Journal title: IEEE Journal of Solid-State Circuits

Journal publisher: Institute of Electrical and Electronics Engineers

Published year: 2022

DOI identifier: 10.1109/jssc.2021.3114881

ISSN: 0018-9200