Dynamic Optimization of On-Chip Memories for HLS Targeting Many-Accelerator Platforms

This is a publication. If there is no link to the publication on this page, you can try the pre-formated search via the search engines listed on this page.

Authors: A. Kokkinis, D. Diamantopoulos and K. Siozios

Journal title: IEEE Computer Architecture Letters

Journal publisher: Institute of Electrical and Electronics Engineers

Published year: 2022

DOI identifier: 10.1109/lca.2022.3190048

ISSN: 1556-6056