Emulated accelerator second release with full capacity of inter-accelerator communication

This is the second release of the FPGA implementation of the accelerator with capability to run many scalarvector accelerators that can fully communicate with the other accelerator modules