Design of a 5-bit Signed SRAM-based In-Memory Computing Cell for Deep Learning Models

This is a publication. If there is no link to the publication on this page, you can try the pre-formated search via the search engines listed on this page.

Authors: O. Pereira-Rial, D. García-Lesta, V.M. Brea, P. López, D. Cabello

Journal title: 2022 IEEE International Symposium of Circuits and Systems (ISCAS 2022)

Journal publisher: IEEE

Published year: 2022

DOI identifier: 10.5281/zenodo.6821987