A Parallel, Energy Efficient Hardware Architecture for the merAligner on FPGA Using Chisel HCL

This is a publication. If there is no link to the publication on this page, you can try the pre-formated search via the search engines listed on this page.

Authors: Lorenzo Di Tucci, Davide Conficconi, Alessandro Comodi, Steven Hofmeyr, David Donofrio, Marco D. Santambrogio

Journal title: 2018 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)

Journal publisher: IEEE

Published year: 2018

Published pages: 214-217

DOI identifier: 10.1109/IPDPSW.2018.00041

ISBN: 978-1-5386-5555-9