Floorplanning Automation for Partial-Reconfigurable FPGAs via Feasible Placements Generation

This is a publication. If there is no link to the publication on this page, you can try the pre-formated search via the search engines listed on this page.

Authors: Marco Rabozzi, Gianluca Carlo Durelli, Antonio Miele, John Lillis, Marco Domenico Santambrogio

Journal title: IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Journal number: 25/1

Journal publisher: Institute of Electrical and Electronics Engineers

Published year: 2017

Published pages: 151-164

DOI identifier: 10.1109/TVLSI.2016.2562361

ISSN: 1063-8210