A Lean, Low Power, Low Latency DRAM Memory Controller for Transprecision Computing

Summary

This is a publication. If there is no link to the publication on this page, you can try the pre-formated search via the search engines listed on this page.

Authors: Chirag Sudarshan, Jan Lappas, Christian Weis, Deepak M. Mathew, Matthias Jung, Norbert Wehn

Journal title: Embedded Computer Systems: Architectures, Modeling, and Simulation - 19th International Conference, SAMOS 2019, Samos, Greece, July 7–11, 2019, Proceedings

Journal number: 11733

Journal publisher: Springer International Publishing

Published year: 2019

Published pages: 429-441

DOI identifier: 10.1007/978-3-030-27562-4_31

ISBN: 978-3-030-27561-7