Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links

This is a publication. If there is no link to the publication on this page, you can try the pre-formated search via the search engines listed on this page.

Authors: Sebastian Werner, Javier Navaridas, Mikel Lujan

Journal title: 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA)

Journal publisher: IEEE

Published year: 2017

Published pages: 265-276

DOI identifier: 10.1109/hpca.2017.23

ISBN: 978-1-5090-4985-1