A 1.15 TOPS/W, 16-Cores Parallel Ultra-Low Power Cluster with 2b-to-32b Fully Flexible Bit-Precision and Vector Lockstep Execution Mode

This is a publication. If there is no link to the publication on this page, you can try the pre-formated search via the search engines listed on this page.

Authors: Angelo Garofalo; Gianmarco Ottavi; Alfio Di Mauro; Francesco Conti; Giuseppe Tagliavini; Luca Benini; Davide Rossi

Journal title: IEEE 47th European Solid State Circuits Conference (ESSCIRC)

Journal publisher: IEEE

Published year: 2021

Published pages: 267-270

DOI identifier: 10.1109/esscirc53450.2021.9567767