A Triple Core Lock-Step (TCLS) ARM® Cortex®-R5 Processor for Safety-Critical and Ultra-Reliable Applications

This is a publication. If there is no link to the publication on this page, you can try the pre-formated search via the search engines listed on this page.

Authors: Xabier Iturbe, Balaji Venu, Emre Ozer, Shidhartha Das

Journal title: 2016 46th Annual IEEE/IFIP International Conference on Dependable Systems and Networks Workshop (DSN-W)

Journal publisher: IEEE

Published year: 2016

Published pages: 246-249

DOI identifier: 10.1109/DSN-W.2016.57

ISBN: 978-1-5090-3688-2