A 4-Transistors/1-Resistor Hybrid Synapse Based on Resistive Switching Memory (RRAM) Capable of Spike-Rate-Dependent Plasticity (SRDP)

This is a publication. If there is no link to the publication on this page, you can try the pre-formated search via the search engines listed on this page.

Authors: Valerio Milo, Giacomo Pedretti, Roberto Carboni, Alessandro Calderoni, Nirmal Ramaswamy, Stefano Ambrogio, Daniele Ielmini

Journal title: IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Journal publisher: Institute of Electrical and Electronics Engineers

Published year: 2018

Published pages: 1-10

DOI identifier: 10.1109/TVLSI.2018.2818978

ISSN: 1063-8210