Co-integrated Subthermionic 2D/2D WSe 2 /SnSe 2 Vertical Tunnel FET and WSe 2 MOSFET on same flake: towards a 2D/2D vdW Dual-Transport Steep Slope FET

This is a publication. If there is no link to the publication on this page, you can try the pre-formated search via the search engines listed on this page.

Authors: N. Oliva, L. Capua, M. Cavalieri, A. M. Ionescu

Journal title: 2019 IEEE International Electron Devices Meeting (IEDM)

Journal number: 1/12

Journal publisher: IEEE

Published year: 2019

Published pages: 37.2.1-37.2.4

DOI identifier: 10.1109/iedm19573.2019.8993643

ISBN: 978-1-7281-4032-2