A Product Engine for Energy-Efficient Execution of Binary Neural Networks Using Resistive Memories

This is a publication. If there is no link to the publication on this page, you can try the pre-formated search via the search engines listed on this page.

Authors: Joao Vieira, Edouard Giacomin, Yasir Qureshi, Marina Zapater, Xifan Tang, Shahar Kvatinsky, David Atienza, Pierre-Emmanuel Gaillardon

Journal title: 2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)

Journal number: October 6-9, 2019

Journal publisher: IEEE

Published year: 2019

Published pages: 160-165

DOI identifier: 10.1109/vlsi-soc.2019.8920343

ISBN: 978-1-7281-3915-9