A Hybrid Cache HW/SW Stack for Optimizing Neural Network Runtime, Power and Endurance

This is a publication. If there is no link to the publication on this page, you can try the pre-formated search via the search engines listed on this page.

Authors: William Andrew Simon, Alexandre Levisse, Marina Zapater, David Atienza

Journal title: 28th International Conference on Very Large Scale Integration (VLSI-SOC)

Journal publisher: IFIP/IEEE

Published year: 2020

DOI identifier: 10.1109/vlsi-soc46417.2020.9344087