Low Power In-Memory Implementation of Ternary Neural Networks with Resistive RAM-Based Synapse

This is a publication. If there is no link to the publication on this page, you can try the pre-formated search via the search engines listed on this page.

Authors: A. Laborieux, M. Bocquet, T. Hirtzlin, J.-O. Klein, L. Herrera Diez, E. Nowak, E. Vianello, J.-M. Portal, D. Querlioz

Journal title: 2020 2nd IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)

Journal publisher: IEEE

Published year: 2020

Published pages: 136-140

DOI identifier: 10.1109/aicas48895.2020.9073877

ISBN: 978-1-7281-4922-6