A 0.18 pJ/step Time-Domain 1st Order ∆Σ Capacitance-to-Digital Converter in 65-nm CMOS

This is a publication. If there is no link to the publication on this page, you can try the pre-formated search via the search engines listed on this page.

Authors: A. Karmakar, V. De Smedt, and P. Leroux

Journal title: 2021 IEEE International Symposium on Circuits and Systems (ISCAS)

Journal publisher: IEEE

Published year: 2021

DOI identifier: 10.1109/iscas51556.2021.9401505

ISBN: 978-1-7281-9201-7