A novel SRAM - STT-MRAM hybrid cache implementation improving cache performance

This is a publication. If there is no link to the publication on this page, you can try the pre-formated search via the search engines listed on this page.

Authors: Odilia Coi, Guillaume Patrigeon, Sophiane Senni, Lionel Torres, Pascal Benoit

Journal title: IEEE/ACM International Symposium on Nanoscale Architectures

Journal number: July 2017

Journal publisher: IEEE/ACM

Published year: 2017