Report on hybrid memory hierarchy and processor architecture design techniques providing density, performance, low power and resilience

This report will summarize the results of the hybrid memory hierarchy (Registers, FFs, caches, etc.) analysis for a variety of processor architectures (e.g. GPUs, DSPs, standard many-core microprocessors). The focus will be on resiliency, low-power, high density and performance.