Initial CIM microarchitecture

To enable the technology-aware microarchitecture simulator framework for detailed in-memory computing trade-off exploration, in WP4 a bridge has to be created between the macro-architecture simulator developed as part of WP 3 and the memory compiler models from D4.4.