Through Silicon Vias production

Interconnection of 65 nm CMOS readout chips (from wafers in D4.1) to silicon pixel sensors provided by WP6 and WP7. Backside connection of 65 nm CMOS chips by post-processing of Through Silicon Vias in wafers from D4.1. (Task 4.4)