Flexible, Cost-Efficient, High-Throughput Architecture for Layered LDPC Decoders with Fully-Parallel Processing Units

This is a publication. If there is no link to the publication on this page, you can try the pre-formated search via the search engines listed on this page.

Authors: Thien T. Nguyen-Ly, Tushar Gupta, Manuel Pezzin, Valentin Savin, David Declercq, Sorin Cotofana

Journal title: 2016 Euromicro Conference on Digital System Design (DSD)

Journal publisher: IEEE

Published year: 2016

Published pages: 230-237

DOI identifier: 10.1109/DSD.2016.33

ISBN: 978-1-5090-2817-7