Hybrid simulations with hardware in the loop

This deliverable will report on the results of the hardware in the loop evaluation of the SPEED-5G mechanisms and will describe in detail the derived PHY/MAC parameters for the appropriate tuning of the system level simulations.