Fast iterative circuits and RAM-based mergers to accelerate data sort in software/hardware systems

This is a publication. If there is no link to the publication on this page, you can try the pre-formated search via the search engines listed on this page.

Authors: V Sklyarov, I Skliarova, A Rjabov, A Sudnitson

Journal title: Proceedings of the Estonian Academy of Sciences

Journal number: 66/3

Journal publisher: Estonian Academy Publishers

Published year: 2017

Published pages: 323

DOI identifier: 10.3176/proc.2017.3.07

ISSN: 1736-6046