TransMem: A memory architecture to support dynamic remapping and parallelism in low power high performance CGRAs

This is a publication. If there is no link to the publication on this page, you can try the pre-formated search via the search engines listed on this page.

Authors: Muhammad Adeel Tajammul, Syed M. A. H. Jafri, Ahmed Hemani, Peter Ellervee

Journal title: 2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)

Journal publisher: IEEE

Published year: 2016

Published pages: 92-99

DOI identifier: 10.1109/patmos.2016.7833431

ISBN: 978-1-5090-0733-2