A Software-defined SoC Memory Bus Bridge Architecture for Disaggregated Computing

This is a publication. If there is no link to the publication on this page, you can try the pre-formated search via the search engines listed on this page.

Authors: Dimitris Syrivelis, Andrea Reale, Kostas Katrinis, Christian Pinto

Journal title: Proceedings of the 3rd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems - AISTECS '18

Journal publisher: ACM Press

Published year: 2018

Published pages: 1-4

DOI identifier: 10.1145/3186608.3186611

ISBN: 9781-450364430