Final report on FPGA infrastructure, RISC-V system and accelerators

Summary
As a follow-up of D4.3, this report focuses on the FPGA infrastructure as well as the full RISC-V development (T4.4, T4.6 and T4.7)