Cortex processor computational architecture for the WAFER2 run

Specification of functionalities proposed for the target version of the cortex processor and computational architectures that provide their implementation. Specification of interfaces to other modules and protocols proposed for data exchange.