FPGA RTL revision 1 release. Complete verification environment

In this deliverable an initial release of the accelerator RTL will be made available which will serve as a midterm checkpoint for the RTL design process This will include the initial integrated scalar vector cores with some basic intraaccelerator communication Additionally the full verification strategy and plan will be made available pinpointing the various methodologies used while matching the design specifications