Simulation results and report on circuit modelling

This deliverable will investigate the way it is possible to consider a simple model for SEU cross section evaluation at transistor level. Different circuits will be investigate (INVERTER, NAND, NOR, SRAM). The comparison for two technology nodes will be presented for each circuit.