CMOS recording interface with ~64 channels for EEG recording and passive MEAs

This report will include electrical characterization results of a CMOS interface demonstrator, including graphs showing power consumption, noise performance, and transfer function of the recording channels. The report will include characterizations with and without the passive MEA, as well as a description of the MEA/CMOS interconnect.