FPGA verification report

This report will describe FPGA verification of selected encoders/decoders which are best performing and prone to be commercial FEC IPs. It will report the description of simulation chain, implementation results of HW complexity and BER performance.