ERD

Periodic Reporting for period 2 - EXTRA (Exploiting eXascale Technology with Reconfigurable Architectures)

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

Transparent In-Circuit Assertions for FPGAs

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

A Decoupled Access-Execute Architecture for Reconfigurable Accelerators

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

CASK - Open-Source Custom Architectures for Sparse Kernels

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

Customizable Memory Systems for High Performance Reconfigurable Architectures

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

A Scalable Dataflow Implementation of Curran’s Approximation Algorithm

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

From exaflop to exaflow

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

How effective are custom parallel memories

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

The Case for Custom Parallel Memories: an Application-centric Analysis

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

Integration and final demonstrators

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

Optimising Sparse Matrix Vector multiplication for large scale FEM problems on FPGA

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

Connect on the fly: Enhancing and prototyping of cycle-reconfigurable modules

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

A Domain Specific Language for accelerated Multilevel Monte Carlo simulations

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

A Scalable Dataflow Accelerator for Real Time Onboard Hyperspectral Image Classification

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

MiCAP-Pro: a high speed custom reconfiguration controller for Dynamic Circuit Specialization

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

EXTRA: Towards the exploitation of eXascale technology for reconfigurable architectures

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

An FPGA-based high-throughput stream join architecture

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

Design and exploration of routing methods for NoC-based multicore systems

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

EXTRA: Towards an Efficient Open Platform for Reconfigurable High Performance Computing

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

A polyhedral model-based framework for dataflow implementation on FPGA devices of iterative stencil loops

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

On How to Accelerate Iterative Stencil Loops

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

Performance-driven instrumentation and mapping strategies using the LARA aspect-oriented programming approach

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

A Fully Parameterized Virtual Coarse Grained Reconfigurable Array for High Performance Computing Applications

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

On the Automation of High Level Synthesis of Convolutional Neural Networks

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

ProFAX: A hardware acceleration of a protein folding algorithm

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

Leveraging FPGAs for Accelerating Short Read Alignment

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

Heterogeneous exascale supercomputing: the role of CAD in the exaFPGA project

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

Towards a Performance-Aware Power Capping Orchestrator for the Xen Hypervisor

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

F-CNN: An FPGA-based framework for training Convolutional Neural Networks

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

A Domain Specific Approach to High Performance Heterogeneous Computing

Project: EXTRA

Updated at: 27-04-2024

Show more information

Project acronym EXTRA

Resources

Selected filters:

Periodic Reporting for period 2 - EXTRA (Exploiting eXascale Technology with Reconfigurable Architectures)

Transparent In-Circuit Assertions for FPGAs

A Decoupled Access-Execute Architecture for Reconfigurable Accelerators

CASK - Open-Source Custom Architectures for Sparse Kernels

Customizable Memory Systems for High Performance Reconfigurable Architectures

A Scalable Dataflow Implementation of Curran’s Approximation Algorithm

From exaflop to exaflow

How effective are custom parallel memories

The Case for Custom Parallel Memories: an Application-centric Analysis

Integration and final demonstrators

Optimising Sparse Matrix Vector multiplication for large scale FEM problems on FPGA

Connect on the fly: Enhancing and prototyping of cycle-reconfigurable modules

A Domain Specific Language for accelerated Multilevel Monte Carlo simulations

A Scalable Dataflow Accelerator for Real Time Onboard Hyperspectral Image Classification

MiCAP-Pro: a high speed custom reconfiguration controller for Dynamic Circuit Specialization

EXTRA: Towards the exploitation of eXascale technology for reconfigurable architectures

An FPGA-based high-throughput stream join architecture

Design and exploration of routing methods for NoC-based multicore systems

EXTRA: Towards an Efficient Open Platform for Reconfigurable High Performance Computing

A polyhedral model-based framework for dataflow implementation on FPGA devices of iterative stencil loops

On How to Accelerate Iterative Stencil Loops

Performance-driven instrumentation and mapping strategies using the LARA aspect-oriented programming approach

A Fully Parameterized Virtual Coarse Grained Reconfigurable Array for High Performance Computing Applications

On the Automation of High Level Synthesis of Convolutional Neural Networks

ProFAX: A hardware acceleration of a protein folding algorithm

Leveraging FPGAs for Accelerating Short Read Alignment

Heterogeneous exascale supercomputing: the role of CAD in the exaFPGA project

Towards a Performance-Aware Power Capping Orchestrator for the Xen Hypervisor

F-CNN: An FPGA-based framework for training Convolutional Neural Networks

A Domain Specific Approach to High Performance Heterogeneous Computing