Device operation modelled of highest potential device architecture to yield PCE ≥24% (1cm²), with hysteresis ≤10%

Summary
Device operation modelled of highest potential device architecture to yield PCE 24 1cm with hysteresis 10