A 64-channel back-gate adapted ultra-low-voltage spike-aware neural recording front-end with on-chip lossless/near-lossless compression engine and 3.3V stimulator in 22nm FDSOI.

This is a publication. If there is no link to the publication on this page, you can try the pre-formated search via the search engines listed on this page.

Authors: Franz Marcus Schüffny, Seyed Mohammad Ali Zeinolabedin, Richard George, Liyuan Guo, Annika Weiße, Johannes Uhlig, Julian Meyer, Andreas Dixius, Stefan Hänzsche, Marc Berthel, Stefan Scholz, Sebastian Höppner, Christian Mayr

Journal title: 2022 IEEE Asian Solid-State Circuits Conference (A-SSCC)

Journal publisher: IEEE

Published year: 2022

DOI identifier: 10.1109/a-sscc56115.2022.9980793

ISBN: 978-1-6654-7143-5