Characterization of the optimized FB-DRAM in the second run of WP1 in FD14

This is related to task 2.4. It is an upgraded version of D2.5 but taking as input the results of Run 2 of WP1 in FD14 technology. The outcome of this task is the definition of the optimized memory matrix architecture and memory demonstrator which will be implemented in Run 3.