Hardware accelerator architecture report

Summary
Report on the detailed analysis of suitable cross-layer optimizations used to design low-power and energy-efficient hardware accelerator architectures.